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Absiraci- The  basic processing unit of a neural network 
is a linear threshold element. It was known that  neural 
networks can be much more powerful than traditional logic 
circuits, assuming that  each threshold element can be built 
with a cost that  is comparable to  that  of AND, OR, NOT 
logic elements. Whereas any logic circuit of polynomial sixe 
(in n) that  computes the product of two n-bit numbers re- 
quires unbounded delay, such computations can be done in 
a neural network with ‘constant’ delay. We improve some 
known results by showing that  the product of two n-bit 
numbers and sorting of n n-bit numbers can both be com- 
puted by a polynomial size neural network using only 4 
unit delays, independent of n. Moreover, the weights of 
each threshold element in our neural networks require only 
O(1ogn)-bit (instead of n-bit) accuracy. 
I. INTRODUCTION 
Neural networks can be viewed as circuits of highly 
interconnected parallel processing units called ‘neurons’. 
The most commonly used models of neurons are linear 
threshold gates or, when continuity or differentiability is 
required, elements with a sigmoid input-output function. 
Because of the recent advance in VLSI technology, neural 
network has also emerged as a new technology and has 
found wide application in many areas. 
Much of the current research in neural networks is in 
‘This work wan done while the author was a research student 
associate at IBM Almaden Research Center and was supported in 
part by the Joint Services Program at Stanford University (US Army, 
US Navy, US Air Force) under Contract DAALOS88-C-0011, and 
the Department of the Navy (NAVELEX) under Contract N00039- 
84-C-0211, NASA Headquarters, Center for Aeronautics and Space 
Information Sciences under Grant NAGW-419S6. 
28 
Jehoshua Bruck 
IBM Research Division 
Almaden Research Center 
the area of pattern classification and is concerned with 
developing efficient ‘learning’ algorithms for adjusting the 
interconnection weights adaptively to perform the desired 
classification. Heuristics such as the ‘back propagation al- 
gorithm’ has obtained surprisingly good empirical results 
[l]. In this paper, we shall look at  another area of applica 
tion of neural networks. Our model of a neuron is the linear 
threshold gate, and the network architecture considered 
here is the layered feedforward network. We shall see how 
common arithmetic functions such as multiplication and 
sorting can be efficiently computed in a ‘shallow’ neural 
network. Whereas the interconnection weights are modi- 
fied adaptively for different inputs in pattern classification 
and the desired classification is usually only approximated, 
in our network the weights are fixed for all inputs and the 
desired function is computed exactly. We shall confine our 
attention to operations on numbers represented in binary 
and we assume the inputs are encoded in { 1, -1) instead 
of { 1,O). Little would change in our analysis if we adopted 
the conventional { 1,O) encoding since the transformation 
(1,-1) .-, (1,O) can easily be done by z + (z + 1)/2. 
Before presenting our main results, we first introduce our 
model of feedforward neural networks. 
11. FEEDFORWARD NEURAL NETWORK 
The classical model of a neuron [2] is a device which com- 
(1, -1) putes a linear threshold function f : (1, -1)” 
such that 
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where 
F ( X )  = 2 w i .  li  +wg 
i=l 
Without loss of generality, we can assume F(X) # 0 for 
all X E { 1, -1)”. The real valued coefficients wi are com- 
monly referred to as the weights of the threshold function. 
In the definition of the classical model of a neuron, the 
weights can take on real values. Since we would like to 
implement a neuron using analog device, from a practical 
point of view, it is important to see if the assumption of 
real valued weights is necessary. In other words, can all 
linear threshold functions be realized if the weights are of 
finite precision? Actually, it was known [3] that each of the 
weights in a linear threshold function of n variables can be 
assumed to be integers of O(n log n) bits. However, this 
still allows the weights to grow exponentially fast with the 
number of input variables. In fact, most linear threshold 
functions have weights which must grow exponentially fakt 
[4]. This fact can also be interpreted as the necessity of 
high accuracy and high sensitivity of parameters in actual 
implementation of artificial neurons. In the rest of this 
paper, we shall consider a restricted class of neurons which 
is more practical as a computational model. More formally, 
each function f ( X )  = s g n ( C b l  wi . zi + W O )  computed by 
this restricted class is characterized by the property that 
the weights wi are integers and bounded by a polynomial in 
n, i.e. lwil 5 ne for some constant e > 0. We shall denote 
this class of functions as LT (restricted linear threshold) 
functions. 
A feedforward network is a network of interconnected 
functional gates with no feedback. The depth of a gate is 
defined to be the length of the longest path (each connec- 
tion wire between gates is a unit length) from the inputs 
to that gate. The depth of the network is defined to be the 
maximum depth of all output gates. If we group all gates 
with the same depth together, we can consider the network 
to be arranged in layers, where the depth of the network is 
equal to the number of layers (excluding the input layer) 
in the network. Given an assignment of the inputs, the 
output values of the network are obtained by evaluation 
of the gates in increasing depth order. The depth of the 
network can therefore be interpreted as the time for its 
parallel execution of the function to  be computed. 
We define a neural network to be a feedforward network 
elements. We denote f i r  to be the class of neural of 
networks of depth k with the size bounded by a polynomial 
in the number of inputs. Similarly, a logic circuit is a feed- 
forward network of AND, OR, NOT logic gates. Obviously, 
any Boolean function can be computed by a logic circuit 
(without any restriction on its size) and thus by a neural 
network, since AND, OR, NOT gates can be simulated by 
L^T1 elements. 
Loosely speaking, a network is ‘shallow’ if it has small 
depth. In the rest of this paper, we shall only be inter- 
ested in network whose size is bounded by a polynomial in 
the number of inputs. Before we see how shallow neural 
network can compute arithmetic functions, we first review 
the classical implementation using AND, OR, NOT logic 
elements and the limitation of constant depth circuits of 
such elements. This is the subject of next section. 
111. CLASSICAL IMPLEMENTATION F ARITHMETIC 
FUNCTIONS 
It is well known among experienced circuit designers 
that they cannot implement some common functions such 
as parity and multiplication with small programmable logic 
arrays (PLA’s), a type of integrated circuit used inside 
microprocessors to compactly represent many functions. 
Thus it is of both practical and theoretical interest to  see 
if such difficulty is unavoidable. It turns out that PLA’s 
are well modelled by bounded-depth circuits of AND, OR, 
NOT logic elements with arbitrary fanin. However, it was 
shown in [5], [S] that an exponential number of gabs  is 
necessary to implement the parity function in a bounded- 
depth logic circuit. All these results can be interpreted as 
proofs that any PLA implementing parity must need an 
exponential amount of chip area and thus establish a basis 
for the common belief among circuit designers. 
Another way of interpreting these results is that any 
parity circuit which uses polynomial amount of chip area 
must have delay which increases with the size of the inputs. 
By introducing the notion of constant-depth reduction [7], 
similar results can be shown for other common functions 
such as multiplication and division. In fact, multipliers 
of current use require O(logn) delays for input numbers 
of n-bits. The lower bound results also imply that the 
minimum possible delay for multipliers of polynomial size 
is R(logn/loglogn). 
We can explain the above negative results by the fact 
that the basic processing logic elements AND, OR, NOT 
of the circuits are not powerful enough. In practical im- 
plementation, these logic elements are built using analog 
devices; perhaps we can build a more powerful gate out of 
analog devices to increase the computational power of the 
circuit? In the previous section, because of practical issues 
of implementation, we have introduced a new model of a 
neuron called L T  element as the basic building block in 
our neural network. In fact, the main theme of this paper 
is to see how a ‘shallow’ neural network of polynomial size 
can compute common functions such as multiplication and 
sorting with small delay. The fact that these two functions 
can be computed in a ‘constant-depth’ neural network was 
shown in [7]; however, their construction is not ‘depth’- 
efficient and it is not explicitly stated how many constant 
layers are needed in each step of their construction. The 
novelty in our ideas is the application of a ‘depth’-efficient 
algorithm and the results in [4] to greatly reduce the con- 
stant to obtain a ‘shallow’ network. 
IV. MAIN RESULTS 
In this section, we shall focus on the computational capa- 
bility of the feedforward neural network model introduced 
in section 11. We assume that each neuron takes a unit de- 
lay to compute and we shall only consider neural networks 
of polynomial size. Because of space limitation, all results 
are stated without proofs. 
A .  Addition and Multiplication 
Using the carry-look-ahead method, it was known that 
the sum of 2 n-bit numbers can be computed in abounded- 
depth logic circuits of polynomial size with arbitrary fanin. 
In fact, we showed in [4] that a %layer neural network 
suffices. Since the least significant bit of the sum is the 
EXCLUSIVEOR function of the least significant bits of 
the 2 numbers, which is not a linear threshold function, it 
follows that the sum cannot be computed using only one 
layer. Thus a 2-layer neural network is depth-optimal. 
Whereas the sum of 2 n-bit numbers can be computed in 
bounded-depth logic circuits, the sum of n n-bit numbers 
cannot be computed in fixed delay. Surprisingly, such mul- 
tiple sum can be computed in a neural network with only 
3 layers. We state this result as the following theorem: 
Theorem 1 The sum of n n-bit numbers is computable in 
LT3. 
It is not hard to show that computing the product of 2 
n-bit numbers can be reduced to computing the sum of 
n 2n-bit numbers, using one more layer. So we have the 
following: 
Theorem 2 The product of two n-bit numbers is com- 
putable in LT4. 
B. Sortfng 
In sorting, we assume that the input is a list of n n-bit 
binary numbers and the output will be the same list sorted 
in nondecreasing order. A number wich appears m times 
in the input list will be duplicated m times in the output 
list. 
The basic operation in sorting is the comparison of 
2 numbers, i.e. given 2 n-bit binary numbers z = 
znzn-l . .  z1, y = ynyn- l . .  .yl, we want to compute 
whether z 2 y or not. It is tempting to conclude that 
comparison can be computed in a single layer since 
However, notice that the weights chosen above are expc- 
nential in n and thus do not satisfy the conditions in our 
definition of a L T  element. In fact, it was shown in [4] 
that the comparison function cannot be computed using a 
single Lx element, but it can be computed in 2 layers of 
Lx elements. Using this result and the techniques in [7], 
we obtain the following: 
Theorem 3 Sorting of n n-bit numbers is  computable in 
LT4, 
C. Ertensions t o  other functions 
It is natural to continue our study of neural network 
on computation of more complicated arithmetic functions 
such as exponentiation, division, and extraction of square 
roots. In fact, it can be shown that multiplication of n 
n-bit numbers and division of 2 n-bit numbers can also be 
computed by a constant-depth neural network using the 
results in [8]. However, the constant obtained by direct 
application of the algorithm in [SI will be too large for the 
30 
resulting neural network to  be considered as ‘shallow’, and 
therefore the difference between log n and the constant in 
the delay is not significant unless the input numbers is as- 
tronomically large. These results are of theoretical impor- 
tance, however, because they describe the fund+mental dif- 
ference in computation between neural networks and logic 
circuits. At this time, we are not able to  reduce the con- 
stant to  obtain a ‘shallow’ neural network for division and 
multiple product. We refer the more interested readers to 
[8, 91 for other details. 
V. CONCLUSION 
In this paper, we have introduced a restricted model of 
a ‘neuron’ which is more practical as a model of compu- 
tation than the classical model of a ‘neuron’. We define 
our model of neural networks as a feedforward network of 
such neurons. We have shown how some common arith- 
metic functions such as multiple addition, multiplication 
and sorting can be computed by a polynomial size ‘shal- 
low’ neural network with 3, 4, 5 unit delays respectively, 
whereas it was known that these functions cannot be com- 
puted in constant-depth logic circuits. Applying the tech- 
niques in [8], these results can be extended to  more compli- 
cated functions such as multiple products, divisions, and 
rational functions. 
The moral of our study is to  see that parallel computer 
based on threshold elements could be immensely powerful. 
Of course, all these results are based on the assumption 
that a linear threshold (LT) element can be implemented 
using analog devices whose unit cost is small. This would 
justify research in device technology to  investigate the fea- 
sibility of building such elements with small cost. In fact, 
there has already been some research progress in this area 
as mentioned in [9]. 
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